# 4-bit GTL to GTL buffer Rev. 1.1 — 20 December 2021

Product data sheet

#### 1 **General description**

The GTL2034 is a 4-bit GTL-/GTL/GTL+ bus buffer.

The GTL2034 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used in higher voltage open-drain output applications.

#### 2 **Features**

- Operates as a 4-bit GTL-/GTL/GTL+ to GTL-/GTL/GTL+ bus buffer
- 3.0 V to 3.6 V operation
- GTL input and output 3.6 V tolerant
- V<sub>ref</sub> adjustable from 0.5 V to V<sub>CC</sub> / 2
- Partial power-down permitted
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-CC101
- Latch-up protection exceeds 500 mA per JESD78
- Package offered: TSSOP14

## Quick reference data

Table 1. Quick reference data

 $T_{amb} = 25 \, ^{\circ}\text{C}$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	GTL; Bln to BOn; $C_L = 50 \text{ pF}$ ; $V_{CC} = 3.3 \text{ V}$		-	3.1	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay			-	4.1	10	ns
C <sub>i</sub>	input capacitance	GTL; outputs disabled; V <sub>I/O</sub> = 0 V or 3.0 V		-	4.5	-	pF

# **Ordering information**

Table 2. Ordering information

Type number	Topside	Package				
marking		Name	Description	Version		
GTL2034PW	GTL2034	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1		



4-bit GTL to GTL buffer


# 4.1 Ordering options

Table 3. Ordering options

Type number	Orderable part number	Package	Packing method <sup>[1]</sup>	Minimum order quantity	Temperature
GTL2034PW	GTL2034PW,118 <sup>[2]</sup>	TSSOP14	REEL 13" Q1/T1 NDP	2500	T <sub>amb</sub> = -40 °C to +85 °C
	GTL2034PWZ	TSSOP14	REEL 13" Q1/T1 NDP SSB	2500	T <sub>amb</sub> = -40 °C to +85 °C


- Standard packing quantities and other packaging data are available at www.nxp.com/packages/. Discontinued in 202111031DN; drop in replacement is GTL2034PWZ This packing method uses a Static Shielding Bag (SSB) solution. Material should be kept in the sealed bag between uses.

#### **Functional diagram** 5



#### **Pinning information** 6

## 6.1 Pinning



GTL2034

4-bit GTL to GTL buffer

# 6.2 Pin description

Table 4. Pin description

Symbol	Pin	Description		
n.c.	1	not connected		
BO0	2	data outputs (GTL)		
BO1	3			
BO2	5			
воз	6			
BIO	13	data inputs (GTL)		
BI1	12			
BI2	10			
BI3	9			
VREF	4	GTL reference voltage		
GND	7, 8, 11	ground (0 V)		
V <sub>CC</sub>	14	positive supply voltage		

# 7 Functional description

Refer to Figure 1.

## 7.1 Function table

Table 5. Function table

Input/output	
Bln (GTL)	BOn (GTL)
Input	BOn = BIn

# 8 Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). [1] Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-	-50	mA
VI	input voltage	B port		-0.5 <sup>[2]</sup>	+4.6	V
l <sub>ok</sub>	output clamping current	V <sub>O</sub> < 0 V		-	-50	mA
Vo	output voltage	output in OFF or HIGH state; B port		-0.5 <sup>[2]</sup>	+4.6	V
I <sub>OL</sub>	LOW-state output current <sup>[3]</sup>	B port		-	80	mA
T <sub>stg</sub>	storage temperature		[4]	-60	+150	°C

GTL2034

All information provided in this document is subject to legal disclaimers.

4-bit GTL to GTL buffer

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 9 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- Current into any output in the LOW state.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

#### 9 Recommended operating conditions

Table 7. Recommended operating conditions Unused inputs must be held HIGH or LOW to prevent them from floating.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		3.0	-	3.6	V
V <sub>TT</sub>	termination voltage <sup>[1]</sup>	GTL-	0.85	0.9	0.95	V
		GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	V
V <sub>ref</sub>	reference voltage	overall	0.5	$^{2}/_{3}V_{TT}$	V <sub>CC</sub> / 2	V
		GTL-	0.5	0.6	0.63	V
		GTL	0.76	0.8	0.84	V
		GTL+	0.87	1.0	1.10	V
VI	input voltage	B port	0	V <sub>TT</sub>	3.6	V
V <sub>IH</sub>	HIGH-state input voltage	B port	V <sub>ref</sub> + 0.050	-	-	V
V <sub>IL</sub>	LOW-state input voltage	B port	-	-	V <sub>ref</sub> - 0.050	V
I <sub>OL</sub>	LOW-state output current	B port	-	-	40	mA
T <sub>amb</sub>	ambient temperature	operating in free air	-40	-	+85	°C

V<sub>TT</sub> maximum of 3.6 V with resistor sized so I<sub>OL</sub> maximum is not exceeded.

## 10 Static characteristics

Table 8. Static characteristics

Recommended operating conditions; voltages are referenced to GND (ground = 0 V). T<sub>amb</sub> = -40 °C to +85 °C


Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OL</sub>	LOW-state output voltage	B port; V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 40 mA	[2]	-	0.2	0.4	V
II	input current	B port; $V_{CC}$ = 3.6 V; $V_I$ = $V_{TT}$ or GND		-	-	±1	μΑ
I <sub>LO</sub>	output leakage current	B port; $V_{CC} = 3.6 \text{ V}$ ; $V_O = V_{TT}$		-	-	±1	μA
I <sub>CC</sub>	quiescent supply current	B port; $V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0 mA		-	4	8	mA
C <sub>i</sub>	input capacitance	port Bln; V <sub>O</sub> = V <sub>TT</sub> or 0 V		-	4.5	-	pF
Co	output capacitance	port BOn; V <sub>O</sub> = V <sub>TT</sub> or 0 V		-	5.5	-	pF

GTL2034

All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4-bit GTL to GTL buffer

## 10.1 Performance curves



# 11 Dynamic characteristics

Table 9. Dynamic characteristics

 $V_{CC} = 3.3 V \pm 0.3 V$ 

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
GTL-; V <sub>ref</sub> = 0.6 V; V <sub>TT</sub> = 0.9 V							
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	BIn to BOn; see		-	2.8	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Figure 4		-	5.2	10	ns
GTL; V <sub>ref</sub> = 0.8 V; V <sub>TT</sub> = 1.2 V							

GTL2034

All information provided in this document is subject to legal disclaimers.

4-bit GTL to GTL buffer

Table 9. Dynamic characteristics...continued


 $V_{CC} = 3.3 \ V \pm 0.3 \ V$ 

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	BIn to BOn; see	-	3.1	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Figure 4	-	4.1	10	ns
GTL+; V <sub>ref</sub>	= 1.0 V; V <sub>TT</sub> = 1.5 V			·		
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	BIn to BOn; see	-	3.3	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Figure 4	-	3.6	10	ns


<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

### 11.1 Waveforms

 $V_M = V_{ref}$  for B ports.



# 12 Test information




 $R_T$  = termination resistance; should be equal to  $Z_o$  of pulse generator.

Figure 5. Load circuit for B outputs

4-bit GTL to GTL buffer

# 13 Package outline



#### Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT402-1		MO-153			<del>99-12-27</del> 03-02-18	

Figure 6. Package outline SOT402-1 (TSSOP14)

GTL2034

All information provided in this document is subject to legal disclaimers.

4-bit GTL to GTL buffer

# 14 Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- · Inspection and repair
- · Lead-free soldering versus SnPb soldering

# 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

## 14.4 Reflow soldering

Key characteristics in reflow soldering are:

All information provided in this document is subject to legal disclaimers.

4-bit GTL to GTL buffer

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 7</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board
  is heated to the peak temperature) and cooling down. It is imperative that the peak
  temperature is high enough for the solder to make reliable solder joints (a solder
  paste characteristic). In addition, the peak temperature must be low enough that the
  packages and/or boards are not damaged. The peak temperature of the package
  depends on package thickness and volume and is classified in accordance with
  Table 10 and Table 11

Table 10. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow tempera	Package reflow temperature (°C)			
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see <u>Figure 7</u>.

4-bit GTL to GTL buffer



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

# 15 Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
GTL	Gunning Transceiver Logic
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

# 16 Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
GTL2034 v.1.1	20211220	Product data sheet	-	DOC_ID v.1.0
Modifications	guidelines of NXI name where app	The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate.  Added orderable part number GTL2034PWZ.		
GTL2034 v.1.0	20051111	Product data sheet	-	-

4-bit GTL to GTL buffer

# 17 Legal information

#### 17.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### 17.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

GTL2034

All information provided in this document is subject to legal disclaimers.

#### 4-bit GTL to GTL buffer

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

# 4-bit GTL to GTL buffer

# **Tables**

Tab. 1.	Quick reference data1	Tab. 8.	Static characteristics	
Tab. 2.	Ordering information1	Tab. 9.	Dynamic characteristics	5
Tab. 3.	Ordering options2	Tab. 10.	SnPb eutectic process (from J-STD-020D)	9
Tab. 4.	Pin description3	Tab. 11.	Lead-free process (from J-STD-020D)	9
Tab. 5.	Function table3	Tab. 12.	Abbreviations	10
Tab. 6.	Limiting values3	Tab. 13.	Revision history	10
Tab. 7.	Recommended operating conditions4			
Figui	es			
Fig. 1.	Logic diagram of GTL20342	Fig. 5.	Load circuit for B outputs	6
Fig. 2.	Pin configuration for TSSOP142	Fig. 6.	Package outline SOT402-1 (TSSOP14)	7
Fig. 3.	GTL Vth+ and Vth- versus Vref5	Fig. 7.	Temperature profiles for large and small	
Fig. 4.	Voltage waveforms6	-	components	10

# 4-bit GTL to GTL buffer

# **Contents**

1	General description	1
2	Features	
3	Quick reference data	1
4	Ordering information	1
4.1	Ordering options	2
5	Functional diagram	2
6	Pinning information	
6.1	Pinning	2
6.2	Pin description	3
7	Functional description	3
7.1	Function table	3
8	Limiting values	3
9	Recommended operating conditions	4
10	Static characteristics	4
10.1	Performance curves	5
11	Dynamic characteristics	5
11.1	Waveforms	
12	Test information	6
13	Package outline	
14	Soldering	8
14.1	Introduction to soldering	8
14.2	Wave and reflow soldering	8
14.3	Wave soldering	8
14.4	Reflow soldering	8
15	Abbreviations	10
16	Revision history	10
17	Legal information	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.