INTEGRATED CIRCUITS

DATA SHEET

PCK210

Low voltage dual 1:5 differential ECL/PECL clock driver

Product data Supersedes data of 2002 Dec 13





Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

FEATURES

- 85 ps part-to-part skew typical
- 20 ps output-to-output skew typical
- Differential design
- V_{BB} output
- Voltage and temperature compensated outputs
- Low voltage V_{EE} range of −2.25 V to −3.8 V
- 75 kΩ input pull-down resistors
- Form, fit, and function compatible with MC100EP210

DESCRIPTION

The PCK210 is a low skew 1-to-5 dual differential driver, designed with clock distribution in mind. The input signals can be either differential or single-ended if the V_{BB} output is used. The signal is fanned out to 5 identical differential outputs.

The PCK210 is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate-to-gate skew within a device, and empirical modeling is used to determine process control limits that ensure consistent t_{PD} distributions from lot to lot. The net result is a dependable, guaranteed low skew device.

To ensure that the tight skew specification is met, it is necessary that both sides of the differential output are terminated into 50 Ω , even if only one side is being used. In most applications, all ten differential pairs will be used, and therefore terminated. In the case where fewer than ten pairs are used, it is necessary to terminate at least the output pairs on the same package side as the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10–20 ps) of the output(s) being used, which, while not being catastrophic to most designs, will mean a loss of skew margin.

The PCK210, as with most other ECL devices, can be operated from a positive V_{CC} supply in PECL mode. This allows the PCK210 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Designers can take advantage of the PCK210's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies.

The PCK210 may be driven single-endedly utilizing the V_{BB} bias output with the $\overline{\text{CLKA}}$ or $\overline{\text{CLKB}}$ input. If a single-ended signal is to be used, the V_{BB} pin should be connected to the $\overline{\text{CLKA}}$ or $\overline{\text{CLKB}}$ input and bypassed to ground via a 0.01 μF capacitor. The V_{BB} output can only source/sink 0.3 mA, therefore, it should be used as a switching reference for the PCK210 only. Part-to-part skew specifications are not guaranteed when driving the PCK210 single-endedly.

PINNING

Pin configurations




Figure 1. LQFP32 pin configuration




Figure 2. HVQFN32 pin configuration

ORDERING INFORMATION

| Type number | Package | Package | | | | | | | | |
|-------------|---------|--|------------------|------------------|--|--|--|--|--|--|
| Type number | Name | Description | Version | range | | | | | | |
| PCK210BD | LQFP32 | plastic low profile quad flat package; 32 leads; body $7 \times 7 \times 1.4$ mm | –40 °C to +85 °C | | | | | | | |
| PCK210BS | HVQFN32 | plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 \times 5 \times 0.85 mm | SOT617-1 | −40 °C to +85 °C | | | | | | |

2004 Apr 23 2

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

Pin description

| SYMBOL | PIN | DESCRIPTION |
|---------------------|---|-----------------------------------|
| V _{CC} | 1 | Supply voltage |
| n.c. | 2 | not connected |
| CLKA, CLKA | 3, 4 | Differential input pair |
| V _{BB} | 5 | V _{BB} output |
| CLKB, CLKB | 6, 7 | Differential input pair |
| V _{EE} | 8 | Ground |
| Vcco | 9, 16, 25, 32 | Output drive power supply voltage |
| QA0–QA4, QB0–QB4 | 31, 29, 27, 24, 22, 20, 18, 15, 13, 11 | Differential outputs |
| QA0-QA4, QB0-QB4 | 30, 28, 26, 23, 21, 19, 17, 14, 12, 10 | Differential outputs |

LOGIC SYMBOL




Figure 3. Logic symbol

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134)

| SYMBOL | PARAMETER | LIM | UNIT | |
|--------------------|--|------|-----------------------|----|
| STIMBUL | PARAMETER | MIN | | |
| V _{CC} | Supply voltage | -0.3 | +4.6 | V |
| V _I | Input voltage | -0.3 | V _{CC} + 0.3 | V |
| I _{IN} | Input current | - | ±20 | mA |
| T _{stg} | Storage temperature range | -40 | +125 | °C |
| ESD _{HBM} | Electrostatic discharge (Human Body Model; 1.5 kΩ, 100 pF) | - | >1750 | V |
| ESD _{MM} | Electrostatic discharge (Machine Model; 0 kΩ, 100 pF) | _ | >200 | V |
| ESD _{CDM} | Electrostatic discharge (Charge Device Model) | - | >1000 | V |

NOTE:

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | MIN | MAX | UNIT |
|------------------|---|---|-----------------|-----------------|------|
| V _{CC} | Supply voltage | | 2.25 | 3.8 | V |
| V_{IR} | Receiver input voltage | | V _{EE} | V _{CC} | V |
| V_{DIFF} | Input differential voltage ¹ | V _(CLKinN) –v _(CLKin) | _ | 1.00 | V |
| T _{amb} | Operating ambient temperature range in free air | | -40 | +85 | °C |

NOTE:

THERMAL CHARACTERISTICS

Proper thermal management is critical for reliable system operation. This is especially true for high fan-out and high drive capability products.

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

To idle an unused differential clock input, connect one input terminal (e.g. CLK1) to V_{BB} and leave its complimentary input terminal (e.g. CLK1) open-circuit, in which case CLK1 will default LOW by its internal pull-down reistor. Inputs should not be shorted to ground or V_{CC}.

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

DC ELECTRICAL CHARACTERISTICS

 V_{supply} : $V_{CC} = V_{CCO} = 0.0 \text{ V}$; $V_{EE} = -2.25 \text{ V}$ to -3.80 V.

| SYMBOL | PARAMETER | CONDITIONS | -40 | °C | +25 | °C | +85 | °C | UNIT |
|------------------|------------------------------------|---|-----------------------|-------|-----------------------|-------|-----------------------|-------|------|
| STWIBOL | FARAWETER | CONDITIONS | MIN | MAX | MIN | MAX | MIN | MAX | ONIT |
| I _{EE} | Internal supply current | Absolute value of current | 20 | 80 | 20 | 85 | 30 | 90 | mA |
| I _{CC} | Output and internal supply current | All outputs terminated 50 Ω to V _{CC} $-$ 2.0 V | 270 | 390 | 270 | 395 | 270 | 405 | mA |
| I _{IN} | Input current | Includes pull-up/pull-down resistors | - | 150 | - | 150 | - | 150 | μА |
| V _{BB} | Internally generated bias voltage | for $V_{EE} = -2.25 \text{ V to } -3.8 \text{ V}$ | -1.38 | -1.16 | -1.38 | -1.16 | -1.38 | -1.16 | V |
| V _{PP} | Input amplitude | Difference of input ≈ V _{IH} – V _{IL} (Note 1) | 0.5 | 1.3 | 0.5 | 1.3 | 0.5 | 1.3 | V |
| V _{CMR} | Common mode voltage | Crosspoint of input ≈ average (V _{IH} , V _{IL}) | V _{EE} + 1.0 | -0.3 | V _{EE} + 1.0 | -0.3 | V _{EE} + 1.0 | -0.3 | ٧ |
| V _{OH} | HIGH-level output voltage | I _{OH} = -30 mA | -1.30 | -0.95 | _ | _ | -1.20 | -0.85 | V |
| V _{OL} | LOW-level output voltage | $I_{OL} = -5 \text{ mA}$ | -1.85 | -1.40 | _ | _ | -1.90 | -1.50 | V |
| V_{OUTpp} | Differential output swing | | 350 | _ | _ | _ | 500 | _ | mV |

DC ELECTRICAL CHARACTERISTICS

 V_{supply} : $V_{CC} = V_{CCO} = 2.25 \text{ V}$ to 3.80 V; $V_{EE} = 0.0 \text{ V}$.

| SYMBOL | PARAMETER | CONDITIONS | -40 |) °C | +25 | ; °C | +85 | i °C | UNIT |
|--------------------|------------------------------------|---|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------|
| STWIBOL | TANAMETER | CONDITIONS | MIN | MAX | MIN | MAX | MIN | MAX | ONT |
| I _{EE} | Internal supply current | Absolute value of current | 20 | 80 | 20 | 85 | 30 | 90 | mA |
| Icc | Output and internal supply current | All outputs terminated 50 Ω to V _{CC} $-$ 2.0 V | 270 | 390 | 270 | 395 | 270 | 405 | mA |
| I _{IN} | Input current | Includes pull-up/ pull-down resistors | - | 150 | - | 150 | ı | 150 | μА |
| V _{BB} | Internally generated bias voltage | V _{CC} = 2.25 V to 3.8 V | V _{CC} – 1.38 | V _{CC} – 1.16 | V _{CC} – 1.38 | V _{CC} – 1.16 | V _{CC} – 1.38 | V _{CC} – 1.16 | V |
| V _{PP} | Input amplitude | Difference of input ≈ V _{IH} – V _{IL} (Note 1) | 0.5 | 1.3 | 0.5 | 1.3 | 0.5 | 1.3 | V |
| V _{CMR} | Common mode voltage | Crosspoint of input ≈ average (V _{IH} , V _{IL}) | 1 | V _{CC} – 0.3 | 1 | V _{CC} – 0.3 | 1 | V _{CC} – 0.3 | V |
| V _{OH} | HIGH-level output voltage | I _{OH} = -30 mA | V _{CC} – 1.30 | V _{CC} - 0.95 | - | ı | V _{CC} – 1.20 | V _{CC} - 0.85 | V |
| V _{OL} | LOW-level output voltage | $I_{OL} = -5 \text{ mA}$ | V _{CC} – 1.85 | V _{CC} – 1.40 | _ | ı | V _{CC} – 1.90 | V _{CC} – 1.50 | V |
| V _{OUTpp} | Differential output swing | | 350 | - | _ | | 500 | _ | mV |

NOTE

5

 $^{1. \ \} V_{PP} \ minimum \ and \ maximum \ required \ to \ maintain \ AC \ specifications. \ Actual \ device \ function \ will \ tolerate \ minimum \ V_{PP} \ of \ 100 \ mV.$

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

AC CHARACTERISTICS — PECL input

 $V_{\text{supply}}: V_{\text{CC}} = V_{\text{CCO}} = 2.25 \text{ V to } 3.80 \text{ V}; V_{\text{EE}} = 0.0 \text{ V} \\ -OR - V_{\text{CC}} = V_{\text{CCO}} = 0.0 \text{ V}; V_{\text{EE}} = -2.25 \text{ V to } -3.80 \text{ V}.$

| SYMBOL | PARAMETER | CONDITIONS | | -40 °C | | | +25 °C | | | +85 °C | | UNIT |
|---------------------------------|---|--|-----|--------|------|-----|--------|------|-----|--------|------|------|
| STWIBUL | FARAWEIER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| t _{PD} | Differential propagation delay CLK,CLK to all Q0,Q0 through Q4,Q4 | Nominal (single input condition) $V_{PP} = 0.650 \text{ V},$ $V_{CMR} = V_{CC} - 0.800 \text{ V}$ Applies to 500 MHz reference. (Note 1) | 270 | ı | 420 | 300 | _ | 450 | 380 | - | 530 | ps |
| t _{SK(part)} | Part-to-part skew | Single input condition (Note 1) | | | 110 | _ | _ | 110 | _ | _ | 110 | ps |
| t _{SK(output)} | Output-to-output skew for given part | Single input condition (Note 1) | - | 15 | 50 | - | 15 | 50 | - | 15 | 50 | ps |
| t _{PD} | Differential propagation delay CLK,CLK to all Q0,Q0 through Q4,Q4 | All input conditions (Note 1) | 220 | - | 520 | 250 | _ | 550 | 320 | _ | 620 | ps |
| t _{SK(part)} | Part-to-part skew | (Note 1) | - | - | 160 | _ | - | 160 | - | - | 160 | ps |
| t _{SK(output)} | Output-to-output skew for given part | (Note 1) | - | 15 | 50 | _ | 15 | 50 | - | 15 | 50 | ps |
| t _{jitter} | Cyle-to-cycle jitter | | _ | - | 1 | _ | - | 1 | - | _ | 1 | ns |
| f _{MAX} | Maximum frequency | Functional to 1.5 GHz Timing specifications apply up to 1.0 GHz | _ | ı | 1500 | - | - | 1500 | - | - | 1500 | MHz |
| t _r , t _f | Output rise and fall times (20%, 80%) | (Note 1) | 100 | - | 320 | 100 | - | 320 | 100 | - | 320 | ps |


NOTE:

^{1.} For operation with 2.5 V supply, the output termination is 50 Ω to V_{EE}. For operation at 3.3 V supply, the output termination is 50 Ω to V_{CC} – 2 V.

PCK210

LQFP32: plastic low profile quad flat package; 32 leads; body 7 x 7 x 1.4 mm

SOT358-1



DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | Н _D | HE | L | Lp | ٧ | w | у | Z _D ⁽¹⁾ | Z _E ⁽¹⁾ | θ |
|------|-----------|----------------|----------------|----------------|------------|--------------|------------------|------------------|-----|----------------|--------------|---|--------------|-----|------|-----|-------------------------------|-------------------------------|----------|
| mm | 1.6 | 0.20 0.05 | 1.45 1.35 | 0.25 | 0.4 0.3 | 0.18 0.12 | 7.1 6.9 | 7.1 6.9 | 0.8 | 9.15 8.85 | 9.15 8.85 | 1 | 0.75 0.45 | 0.2 | 0.25 | 0.1 | 0.9 0.5 | 0.9 0.5 | 7° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|-----------|--------|--------|----------|------------|------------|-----------------------------------|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE |
| SOT358 -1 | 136E03 | MS-026 | | | | -00-01-19- 03-02-25 |


2004 Apr 23 7

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body $5 \times 5 \times 0.85 \text{ mm}$

SOT617-1



Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE | | EUROPEAN | ISSUE DATE | | | |
|----------|-----|----------|------------|--|------------|----------------------------------|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE |
| SOT617-1 | | MO-220 | | | | -01-08-08 02-10-18 |

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

REVISION HISTORY

| Rev | Date | Description |
|-----|----------|---|
| _3 | 20040423 | Product data (9397 750 13083). Supersedes data of 2002 Dec 13 (9397 750 10866). Modifications: |
| | | Add Part type PCK210BS, HVQFN32 package option (SOT617-1). |
| | | ● Change temperature range in Ordering information table on page 2 from "-40 to +70 °C" to "-40 °C to +85 °C". |
| _2 | 20021213 | Product data (9397 750 10866); ECN 853-2336 29225 of 22 November 2002. |
| | | NOTE: date shown on cover (2002 Nov 13) is incorrect. It should be "2002 Dec 13" as shown on all other pages and this Revision history table. |
| _1 | 20020411 | Product data (9397 750 09657); ECN 853-2336 27995 of 11 April 2002. |

Low voltage dual 1:5 differential ECL/PECL clock driver

PCK210

Data sheet status

| Level | Data sheet status ^[1] | Product status ^[2] [3] | Definitions |
|-------|----------------------------------|--------------------------------------|--|
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 04-04

Document order number: 9397 750 13083

Let's make things better.

Philips Semiconductors



