

LAN9360

AVB Audio Endpoint

Highlights

 Supports the implementation of an Automotive Ethernet Audio Device (AED-A) to transmit and/or receive uncompressed audio over an Ethernet Audio Video Bridging (AVB) network

Target Applications

- Automotive in-vehicle networking
- Infotainment
- Telematics

Features

- generalized Precision Time Protocol (gPTP)
 - gPTP Grandmaster
 - gPTP Slave
 - Precise time synchronization
 - 1PPS measurement support
- Audio Video Transport Protocol (AVTP)
 - AVTP Audio Format (AAF) Listener or Talker
 - AVTP Clock Reference Format (CRF) Listener or Talker
- Real-time Transport Protocol (RTP)
 - Extended with AVB RTCP support
 - Configurable Payload Type ID for fitting to custom RTP profile specifications
- · Stream routing
 - Up to 8 streams in parallel
 - Processing of up to 40 audio channels
 - Parallel processing of incoming and outgoing streams
- · Media Clock recovery, from an:
 - AVTP AAF stream
 - AVTP CRF stream
 - RTP stream
- Media Clock generation, based on:
 - Local crystal
 - External FSY signal
- Configuration
 - Avnu entity model based
 - Tool assisted by MPLAB® Network Creator

- Bootloader
 - Remote firmware update over Ethernet and Universal Serial Bus (USB)
 - Remote configuration update over Ethernet and USB
- External MCU connectivity
 - MCU connected as Layer 2 device
 - Ethernet frame pass through on Serial Peripheral Interface (SPI) and USB
- · Secure element (optional)
 - High-bandwidth Digital Content Protection (HDCP) receiver
 - Secure boot
 - Secure update
- Ethernet MAC 10/100 Mbps in Reduced Media Independent Interface (RMII) mode
- Two I²C Ports
 - PLL and TA100 control
 - User-specific external modules
- SPI Port
- USB Port
- Two Audio Ports supporting:
 - Inter-IC Sound (I²S)
 - Time-Division Multiplexing (TDM)
- System
 - Embedded voltage regulator for single-supply operation
 - Power-on-Reset (POR), Brown-out Detector (BOD)
 - AEC-Q100 Grade 2 qualified
- · Package
 - 100-ball TFBGA, 9x9 mm, pitch 0.8 mm

Conformity

- Automotive Ethernet AVB Functional and Interoperability Specification
- IEEE 1722[™]-2016 (AVTP)
- RFC 3550-2003 (RTP/RTP Control Protocol (RTCP))
- IEEE 1733[™]-2011 (AVB RTCP packet extension)
- IEEE 802.1AS™-2011 (gPTP)

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS300000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site: http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 INTRODUCTION

The LAN9360 supports the implementation of an Automotive Ethernet Audio Device enabling uncompressed audio data transfers over an Ethernet Audio Video Bridging network. It is designed to route audio data between an AVB/TSN Media Stream on the Ethernet network and an Audio Interface that connects to digital audio sources and sinks.

The LAN9360 provides an Ethernet Interface. By connection to an external Ethernet PHY Transceiver, it can be used with several Ethernet physical layers.

Figure 1-1 depicts the block diagram of the LAN9360.

FIGURE 1-1: LAN9360 BLOCK DIAGRAM



As outlined in Figure 1-1, the LAN9360 consists of functional blocks. Each functional block contains one or multiple components that provide specific functionality.

1.1 LAN9360 Functional Blocks

The LAN9360 functional blocks are described in the LAN9360 data sheet.

Functional blocks, which interfere with external devices via physical pins are called interfaces.

1.2 External Devices

Ethernet PHY Transceiver

100BASE-T1 or 100BASE-TX may be selected by configuration. 10BASE-T1S is supported for evaluation.

PLL

The LAN9360 requires an external PLL of type CS2100 to generate the Bit-Clock for the Audio Interface.

Audio Device

An external audio device, e.g., a DSP or a CODEC, is connected to the Audio Interface to transfer digital audio data. It is used as sink and/or source of Pulse-Code Modulation (PCM) coded audio data. The Codec WM8904 is supported with volume control.

Secure Element (Optional)

A TA100 is used for HDCP, secure boot and secure update.

MCU (Optional)

An external MCU may be connected to the USB Interface or SPI to send and receive Ethernet frames.

2.0 PACKAGE AND PINOUT

2.1 100-Ball TFBGA Package Outline





Microchip Technology Drawing C04-21503-CQB Rev B Sheet 2 of 2



2.2 100-Lead Package Pinout

TABLE 2-1: 100-LEAD PACKAGE PINOUT

| TFBGA Ball | Signal | Conditions/ I/O Type | Pin Description | Туре | Reset State ¹ | Note |
|---------------|-----------------|-------------------------|------------------------------|--------------------------------------|---|---|
| Audio In | iterface Audic | Port, Audio::A | A Instance | | | |
| E2 | SCKTK | GPIO | Serial Clock (Transmit Data) | Input | I, PU, ST | _ |
| J3 | SCKRK | | Serial Clock (Receive Data) | | | |
| E1 | FSYTF | | Frame Sync (Transmit Data) | Input/Output | | |
| G4 | FSYRF | GPIO_AD | Frame Sync (Receive Data) | | | |
| K9 | SRA | | Serial Data Input | Input | | |
| G3 | SXA | GPIO | Serial Data Output | Output | | |
| Audio In | iterface Audic | o Port, Audio::E | 3 Instance | | | |
| C10 | СК | GPIO_AD | Serial Clock | Input/Output | I, PU, ST | _ |
| J6 | WS | | Word Select | 1 ' ' | | |
| J5 | DI | - | Serial Data Input | Input | | |
| C7 | DO | GPIO | Serial Data Output | Output | | |
| Audio In | terface Clock | Port | · · | 1 · | 1 | |
| F8 | REFCLK0 | GPIO | Reference Clock 0 | Output | I, PD, ST | Signal is used to |
| | | | | Culput | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | drive the clock reference of the external PLL for the audio clock. |
| | | | 1PPS Measurement Signal | | | 1PPS method for clock accuracy measurement |
| | ERASE | | _ | Input | | — |
| K8 | REFCLK1 | | Reference Clock 1 | Output | I, PU, ST | |
| G2 | MCLK | GPIO_AD | Master Clock | 1 | | |
| J1 | PLLDIVSEL | | PLL Divider Select | 1 | | |
| H8 | REFCLKIN | | Reference Clock 0 Input | Input | | |
| A9 | EVIN | GPIO | Event Input for Timestamping | | | |
| H7 | UNLOCK | GPIO_AD | Media Clock Unlock | Output | | Signals synchro- nization failures at startup and during runtime |
| Serial P | eripheral Inter | rface | | | | |
| H1 | PCS | GPIO | Peripheral Chip Select | Master: Out- put, Slave: Input | I, PU, ST | _ |
| К3 | MISO | | Master In Slave Out | Master: Input, Slave: Output | | |
| H5 | MOSI | GPIO_AD | Master Out Slave In | Master: Out- | | |
| J4 | SPCK | | Serial Clock | put, Slave: Input | | |
| G1 | IRQ | | Interrupt Request | Output | | |
| K1 | FC | | Flow Control | | | |

| TABLE 2-1: | 100-LEAD PACKAGE PINOUT (CONTINUED) |
|------------|-------------------------------------|
|------------|-------------------------------------|

| TFBGA Ball | Signal | Conditions/ I/O Type | Pin Description | Туре | Reset State ¹ | Note |
|------------------------|-------------|-------------------------|-------------------------------------|--------------|-----------------------------|---|
| Crystal [•] | 12 MHz | | | | | |
| A2 | XOUT | CLOCK | _ | Output | HiZ | _ |
| A1 | XIN | | | Input | | |
| Etherne | t Interface | | | | | |
| C1 | GTXCK | GPIO_AD | Transmit Clock | Input | I, PU, ST | Input only. GTXCK must be provided with a 50 MHz external oscillator. |
| D2 | GTXEN | GPIO | Transmit Enable | Output | | — |
| E3 | GTX0 | | Transmit Data | | | |
| B5 | GTX1 | | | | | |
| A5 | GRXDV | GPIO_CLK | Receive Data Valid | Input | | |
| D5 | GRX0 | | Receive Data | | | |
| B6 | GRX1 | | | 4 | | |
| A6 | GRXER | | Receive Error | | _ | |
| B7 | GMDC | | Management Data Clock | Output | _ | |
| B8 | GMDIO | | Management Data Input/Out- put | Input/Output | | |
| F1 | GINT | GPIO_AD | LAN interrupt | Input | | From LAN PHY |
| J8 | GRST | | LAN reset | Output | | To LAN PHY |
| I ² C Inter | face | | | | | |
| H4 | SDA0 | GPIO_AD | Serial Data | Input/Output | I, PU, ST | Interface to host |
| J7 | SCL0 | | Serial Clock | Output | 1 | |
| F9 | SDA1 | GPIO_AD | Serial Data | Input/Output | | Interface to con- |
| H10 | SCL1 | GPIO | Serial Clock | Output | | nect a PLL and an optional Secure Element |
| H6 | TA100RST | GPIO_CLK | TA100 reset | 1 | | _ |
| USB Inte | erface | | | | | |
| A4 | DM | USBHS | USB High Speed Data | Input/Output | _ | |
| B4 | DP | | | | | |
| A3 | VBG | VBG | Bias Voltage Reference for USB | Input | | Refer to the USB 2.0 specifi- |
| F2 | VBUS | GPIO_AD | USB Signal | _ | I, PU, ST | cation for additional information [22]. |
| Debug l | nterface | | | | | |
| C8 | SWO | GPIO | Serial Wire Output | Output | O, PU | _ |
| G8 | SWDIO | | Serial Wire Debug Input/Out- put | Input | I, ST | |
| E9 | SWCLK | GPIO | Serial Wire Debug Clock | Input | 7 | |

TABLE 2-1: 100-LEAD PACKAGE PINOUT (CONTINUED)

| TFBGA Ball | Signal | Conditions/ I/O Type | Pin Description | Туре | Reset State ¹ | Note | | |
|---|---------------|-------------------------|--|--------|-----------------------------|------|--|--|
| Miscella | Miscellaneous | | | | | | | |
| G10 | RST | RST | _ | Input | I, PU | _ | | |
| K5 | IDENTIFY | GPIO_AD | Toggles if the device identifica- tion feature is used | Output | I, PU, ST | — | | |
| G5 | CFG | | When detected to be high at reset, the configuration image 0 is loaded. Otherwise, image 1 is loaded. | Input | | | | |
| Power a | nd Ground | | | | | | | |
| C5, F3, G7 | VDDIO | POWER | Power | _ | _ | _ | | |
| C6, D6, G6 | VDDCORE | | | | | | | |
| D7 | VDDPLL | | | | | | | |
| E5 | VDDUTMII | | | | | | | |
| B3 | VDDUTMIC | - | | | | | | |
| E6 | VDDPLLUSB | - | | | | | | |
| C3 | VDDOUT | - | | | | | | |
| C2 | VDDIN | 1 | | | | | | |
| D1 | VREFP | | | | | | | |
| D3 | VREFN | GROUND | | | | | | |
| A8, C4, D4, E4, E7, F4, F5, F6 | GND | | Ground | | | | | |

| TABLE 2-1: | 100-LEAD PACKAGE PINOUT (CONTINUED) |
|-------------------|-------------------------------------|
|-------------------|-------------------------------------|

| TFBGA Ball | Signal | Conditions/ I/O Type | Pin Description | Туре | Reset State ¹ | Note | |
|--------------------|---------------|-------------------------|-----------------|------|-----------------------------|------|--|
| Not Con | Not Connected | | | | | | |
| A7 | Not connected | — | | — | I, PU, ST | | |
| A10 | | | | | I, PD | | |
| B1, B2, B10 | | | | | I, PU, ST | | |
| B9 | | | | | I, PD, ST | | |
| C9 | | | | | I, PU, ST | | |
| D8, D9, D10 | | | | | | | |
| E8, E10 | | | | | | | |
| F7 | | | | | I, PD | | |
| F10 | | | | | I, PU, ST | | |
| G9 | | | | | | | |
| H2, H3, H9 | | | | | | | |
| J2 | | | | | HiZ | | |
| J9, J10 | | | | | I, PU, ST | | |
| K2 | | | | | HiZ | | |
| K4, K6, K7, K10 | | | | | I, PU, ST | | |

Note 1: In reset state the following applies:

"I" indicates a pin configured as input.

"O" indicates a pin configured as output.

"PU" indicates a pin with internal pull-up resistor.

"PD" indicates a pin with internal pull-down resistor.

"ST" indicates if Schmitt Trigger is enabled.

"HiZ" indicates high impedance state.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. X Device Device Family Variant | - <u>X</u> Opera Temper Rang | ature Type Reel Option Code Code | Examples: a) LAN9360A-V/CQBT-100-VAO, Basis feature set, -40°C to +105°C, TFBGA (100 ball), Tape and Reel, Revision code 100, Automotive grade b) LAN9360A-I/CQB-101, Basis feature set, -40°C to +85°C, TFBGA (100 ball), | | |
|--|--|--|---|--|--|
| Device Family: | LAN936 | 0 | | | |
| Device Variant: | A or C | = Basis feature set | | | |
| Operating Tem- perature Range: | V I | = -40°C to +105°C (AEC-Q100 Grade 2) = -40°C to +85°C (Industrial) | Tray, Revision code 101, Industrial grade | | |
| Package Type: | CQB | = TFBGA (100-ball) | | | |
| Tape and Reel Option: | Blank T | = Standard packaging (tray) ⁽²⁾ = Tape and Reel ⁽¹⁾ | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier | | |
| Revision Code: | xxx | = Unique 3-digit number | is used for ordering purposes and is not printed on the device package. Check with your Micro- chip Sales Office for package availability with the Tene and Pack partice | | |
| Automotive Code Option: | Blank = Industrial grade VXX = Automotive grade | | the Tape and Reel option. Reel size is 2,000. 2: Tray size is 260. | | |

APPENDIX A: REVISION HISTORY

| Revision | Date | Comment |
|-------------|-----------|---|
| DS60001577F | Nov. 2022 | General: Removed Decimator/PDM-related contents Section 2.2, Table 2-1: Renamed "SCK0/1" to "SCL0/1" Changed ball "E2" from "SCKA" to "SCKTK" and reworked pin description Changed ball "E1" from "FSYA" to "FSYTF" and reworked pin description Changed ball "G4" from "RF" to "FSYRF" and reworked description Changed ball "J3" from "PLLIN/RK" to "SCKRK", reworked description and moved it to "Audio Interface Audio Port, Audio::A Instance" Changed ball "J6" from "SCKB" to "WS" Changed ball "J5" from "SRB" to "D1" Changed ball "C7" from "SXB" to "D0" |
| DS60001577E | Feb. 2022 | General: Added USB Port related information Removed EEPROM related contents Section 1.0: Reworked Figure 1-1 Added WM8904 CODEC information Section 2.2: Reworked Table 2-1, added Reset State information Product Identification System: reworked section |
| DS60001577D | Jan. 2021 | Initial release of this document |
| DS60001577C | July 2020 | Updated draft document. For details refer to the respective document revision. |
| DS60001577B | Nov. 2019 | |
| DS60001577A | July 2019 | Initial version of draft document |

LAN9360

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2019-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1126-4

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 **Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen Tel: 31-416-690399

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820