

# 200324741 Availability of Si5332 Rev1.3 Datasheet, Updated 40/48-LGA Package Designs

PCN Issue Date: 3/24/2020

Effective Date: 6/30/2020

PCN Type: Datasheet; Other

## **Description of Change**

Silicon Labs is pleased to announce the availability of revision 1.3 of the Si5332 datasheet.

## **Reason for Change**

The following changes were made to the datasheet:

- Added new Si5332L ordering option, featuring integrated reference with tighter stability: ±30ppm
- Updated Package Outline Drawing for 40-pin 6x6mm LGA package, partitioning the center ground epad into a 2x2 grid array.
- Updated PCB Land Pattern Drawing stencil design recommendations for 40-pin 6x6mm LGA package.
- Updated Package Outline Drawing for 48-pin 6x6mm LGA package, partitioning the center ground epad into a 2x2 grid array.
- Updated PCB Land Pattern Drawing stencil design recommendations for 48-pin 6x6mm LGA package.



Package Lead Changes

Impact on Form, Fit, Function, Quality, Reliability

There is no impact on fit or function.

#### Form

In an effort to improve product quality, the 40-pin 6x6mm and 48-pin 6x6mm LGA packages used with Si5332E/F/G/H/L-grade devices are being updated. The single, center ground epad has been partitioned into a 2x2 grid array, divided with solder resist into 4 pads to increase mechanical support to the center of the package. There is no change made to any of the metal layers of the package. Revision 1.3 of the Si5332 datasheet includes the new, updated 40-pin and 48-pin 6x6mm LGA package outline drawings, partitioning the center ground epad into a 2x2 grid array, as shown above.

The PCB land pattern drawing stencil design notes for 40-pin and 48-pin 6x6mm LGA packages have been updated in revision 1.3 of the Si5332 datasheet to reflect the updated 2x2 grid ground pad array.

A review of the SMT stencil apertures on all designs that use Si5332E/F/G/H/L-grade devices in 40-pin and 48-pin LGA packages must be performed. Stencil updates to existing designs may be necessary to match the new 2x2 grid-array package patterns.

Last Date of Unchanged Product:

Silicon Labs will migrate all production orders of Si5332E/F/G/H/L-grade devices in 40-pin and 48-pin LGA packages from the current single-center epad design to the updated, partitioned 2x2 grid array in WW28. All production orders shipped prior to WW28 will use the current single-center epad design. All orders shipped after WW28 will use the new, updated 2x2 grid ground pad array design.

#### **Product Identification**

Existing Part # Si5332E-D-GM2 Si5332F-D-GM2 Si5332G-D-GM2 Si5332H-D-GM2 Si5332L-D-GM2 Si5332EDxxxxx-GM2 Si5332FDxxxxx-GM2 Si5332GDxxxxx-GM2 Si5332HDxxxxx-GM2 Si5332LDxxxxx-GM2 Si5332E-D-GM3 Si5332F-D-GM3 Si5332G-D-GM3 Si5332H-D-GM3 Si5332L-D-GM2 Si5332EDxxxxx-GM3 Si5332FDxxxxx-GM3 Si5332GDxxxxx-GM3 Si5332HDxxxxx-GM3 Si5332LDxxxxx-GM3

### Last Date of Unchanged Product: 6/30/2020

### **Qualification Samples**

Available upon request.

#### **Customer Response**

Lack of acknowledgment of the PCN within 30 days constitutes acceptance of the change, Ref. JEDEC-J-STD-046.

To request further data or inquire about this notification, please contact your Silicon Labs sales representative. A list of Silicon Labs sales representatives is available at <a href="http://www.silabs.com">http://www.silabs.com</a>.

Customers may approve early PCN acceptance by emailing approval, along with PCN # to PCNEarlyAcceptance@silabs.com

#### **User Registration**

Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, "how-to" and design documents, product change notices (PCN) and other valuable content available only to registered users. <u>http://www.silabs.com/profile</u>

# **Qualification Data**

#### See attached.

electronically saved.

Part Rev D, TSMC Fa	abrication, ASECL Assem	bly except as no					
Test Name	Test Condition	Qualification	Lot ID or Start	Fail/Pass or End	Notes	Summary	Status
	rated Environment Stress T	-				s anna 1	
HAST	JA110		Q042577	0/25	1		
	110°C, 85%RH	3 lots, N=>25	Q042578	0/25	1	3 lots	Pass
	Vcc=3.3V, 264 hours	-	Q042579	0/25	1	0/75	
Temp Cycle	JA104		Q045442	0/25	1		
	Cond C: -65°C to 150°C	3 lots, N=>25	Q045443	0/25	1	3 lots	Pass
	500 cycles		Q045444	0/25	1	0/75	
HTSL	JA103		Q042580	0/25	1		
	150°C, 1000hr	3 lots, N=>25	Q042581	0/25	1	3 lots	Pass
			Q042582	0/25	1	0/75	
	rated Environment Stress T	ests - 32-Pin 5x5 r	mm LGA			,	
HAST	JA110		Q042586	0/25	1		
	110°C, 85%RH	3 lots, N=>25	Q042587	0/25	1	3 lots	Pass
	Vcc=3.3V, 264 hours		Q042588	0/25	1	0/75	
Temp Cycle	JA104		Q042592	0/25	1		
	Cond C: -65°C to 150°C	3 lots, N=>25	Q042593	0/25	1	3 lots	Pass
1 77.01	500 cycles		Q042594	0/25	1	0/75	
HTSL	JA103		Q042589	0/25	1		
	150°C, 1000hr	3 lots, N=>25	Q042590	0/25	1	3 lots	Pass
Test Crown D. Assals	ante del Mattine a Cinculatione T		Q042591	0/25	1	0/75	
	rated Lifetime Simulation T	ests	1		-	1 1	
HTOL	JA108		Q040841	0/80	2		
	T <sub>J</sub> ≥ 125°C, Dynamic	3 lots, N=>77	Q041408	0/80	2	3 lots	Pass
LTOL	Vcc=3.3V, 1000 hours		Q042772	0/80	2	0/240	
LIGE	JA108				-		_
	T <sub>A</sub> = -10°C, Dynamic	1 lot, N=>32	Q035769	0/34	2	1 lots	Pass
ELFR	Vcc=3.3V, 1000 hours				-	0/34	
	JA108		Q040840	0/504	2		
	T <sub>J</sub> ≥ 125°C, Dynamic	3 lots, N=>500	Q041018	0/504	2	3 lots	Pass
Test Group C – Packa	Vcc=3.3V, 48 hours a Assembly Integrity Tests	- 40/48-Pin 6x6 m	Q042762 m LGA	0/504		0/1512	
Mechanical Shock	, , ,		1	0/40			
	JB104 Condition R 1 500g	3 lots, N=>39	Q042708 Q042711	0/40 0/40		3 lots	Dare
	Condition B, 1,500g	3 IOB, IN=>38					Pass
Mechanical Vibration	ID 102		Q042714	0/40		0/120	
	JB103 Condition 1, 20a	3 lots N=>20	Q042709	0/40 0/40		2 lots	Pare
	Condition 1, 20g	3 lots, N=>39	Q042712			3 lots	Pass
Constant Acceleration	M2001		Q042715	0/40		0/120	
	M2001 Condition R 10 000a	2 late N=>20	Q042710	0/40		2 lata	Dare
	Condition B, 10,000g	3 lots, N=>39	Q042713	0/40		3 lots	Pass
	1		Q042716	0/40		0/120	

Part Rev D, TSMC Fabrication, ASECL Assembly except as noted						
Test Condition	Qualification	Start	Fail/Pass or End	Notes	Summary	Status
ge Assembly Integrity Tests	- 32-Pin 5x5 mm l	.GA				
JB104		Q042717	0/40			
Condition B, 1,500g	3 lots, N=>39	Q042720	0/40		3 lots	Pass
		Q042723	0/40		0/120	
JB103		Q042718	0/40			
Condition 1, 20g	3 lots, N=>39	Q042721	0/40		3 lots	Pass
		Q042724	0/40		0/120	
M2001		Q042719	0/40			
Condition B, 10,000g	3 lots, N=>39	Q042722	0/40		3 lots	Pass
		Q042725	0/40		0/120	
cal Verification						
JS-001						
	1 lot, N=>3	Q040754		2	3 kV	Class 2
JESD22-C101						
	1 lot, N=>3	Q042509			500 V	Class III
JESD22-C101						
	1 lot, N=>3	Q042527			750 V	Class III
JESD78						
	1 lot, N=>3	Q040756	85 °C	2		Pass
	Test Condition ge Assembly Integrity Tests JB104 Condition B, 1,500g JB103 Condition 1, 20g M2001 Condition B, 10,000g cal Verification JS-001 JESD22-C101	Test Condition  Qualification    ge Assembly Integrity Tests - 32-Pin 5x5 mm I    JB104    Condition B, 1,500g    JB103    Condition 1, 20g    M2001    Condition B, 10,000g    JS-001    JESD22-C101    JESD22-C101    JESD78    ±100mA	Test Condition  Qualification  Lot ID or Start    ge Assembly Integrity Tests - 32-Pin 5x5 mm LGA  Q042717    JB104  Q042717    Condition B, 1,500g  3 lots, N=>39  Q042720    JB103  Q042718    Condition 1, 20g  3 lots, N=>39  Q042714    M2001  Q042719  Q042719    Condition B, 10,000g  3 lots, N=>39  Q042722    JS-001  1 lot, N=>3  Q040754    JESD22-C101  1 lot, N=>3  Q042509    JESD78  1 lot, N=>3  Q042527	Test Condition  Qualification  Eat ID or Start  Fail/Pass or End    ge Assembly Integrity Tests - 32-Pin 5x5 mm LGA  Q042717  0/40    JB104  Q042720  0/40    Condition B, 1,500g  3 lots, N=>39  Q042720  0/40    JB103  Q042718  0/40  Q042721  0/40    Condition 1, 20g  3 lots, N=>39  Q042718  0/40    M2001  Q042719  0/40  Q042722  0/40    Condition B, 10,000g  3 lots, N=>39  Q042719  0/40    Q042725  0/40  Q042725  0/40    Condition B, 10,000g  3 lots, N=>39  Q042722  0/40    Gondation B, 10,000g  3 lots, N=>39  Q042725  0/40    JS-001  1 lot, N=>3  Q040754	Lot ID or Start  Pail/Pass or End  Notes    ge Assembly Integrity Tests - 32-Pin 5x5 mm LGA  Q042717  0/40  Q042720  0/40    JB104  Q042717  0/40  Q042723  0/40  Q042723  0/40    JB103  Q042718  0/40  Q042721  0/40  Q042724  0/40    M2001  Q042719  Q/40  Q042722  0/40  Q042725  0/40    M2001  Q042722  Q/40  Q042725  0/40  Q042725  0/40    M2001  Q042725  Q/40  Q042725  0/40  Q042725  0/40    Scotorition B, 10,000g  3 lots, N=>39  Q042725  0/40  Q042725  0/40    Condition B, 10,000g  3 lots, N=>39  Q040754  2  2  JESD22-C101  1 lot, N=>3  Q040754  2    JESD22-C101  1 lot, N=>3  Q042527	Lot ID or Test Condition  Lot ID or Qualification  Fail/Pass or End  Notes  Summary    ge Assembly Integrity Tests - 32-Pin 5x5 mm LGA  Q042717  0/40  3 lots    JB104  Q042712  0/40  3 lots  0/120    JB103  Q042723  0/40  0/120    JB103  Q042724  0/40  3 lots    Condition 1, 20g  3 lots, N=>39  Q042719  0/40  3 lots    M2001  Q042719  0/40  3 lots  0/120    M2001  Q042725  0/40  0/120  3 lots    JS-001  1 lot, N=>39  Q040754  2  3 kV    JS-001  1 lot, N=>3  Q040754  2  3 kV    JESD22-C101  1 lot, N=>3  Q042509  500 V  500 V    JESD22-C101  1 lot, N=>3  Q042527  750 V  750 V    JESD78  1 lot, N=>3  Q040756  85 °C  2

Notes:

1. Parts are Pre-conditioned at MSL3/260°C

2. Leveraged die family qualification data

This report applies to the following part numbers:						
Si5332E-D-GM1R	Si5332E-D-GM2	Si5332E-D-GM2R	Si5332E-D-GM3			
Si5332F-D-GM1	Si5332F-D-GM1R	Si5332F-D-GM2	Si5332F-D-GM2R			
Si5332F-D-GM3R	Si5332G-D-GM1	Si5332G-D-GM1R	Si5332G-D-GM2			
Si5332G-D-GM3	Si5332G-D-GM3R	Si5332H-D-GM1	Si5332H-D-GM1R			
Si5332H-D-GM2R	Si5332H-D-GM3	Si5332H-D-GM3R	Si5332EDxxxxx-GM1			
Si5332EDxxxx-GM2	Si5332EDxxxx-GM2R	Si5332EDxxxx-GM3	Si5332EDxxxxx-GM3R			
Si5332FDxxxx-GM1R	Si5332FDxxxx-GM2	Si5332FDxxxx-GM2R	Si5332FDxxxx-GM3			
Si5332GDxxxxx-GM1	Si5332GDxxxxx-GM1R	Si5332GDxxxx-GM2	Si5332GDxxxx-GM2 R			
Si5332GDxxxx-GM3R	Si5332HDxxxxx-GM1	Si5332HDxxxx-GM1R	Si5332HDxxxx-GM2			
Si5332HDxxxxx-GM3	Si5332HDxxxxx-GM3R	Si5357ADxxxx-GM	Si5357ADxxxxx-GMR			
Si5332L-D-GM1R	Si5332L-D-GM2	Si5332L-D-GM2R	Si5332L-D-GM3			
Si5332LDxxxx-GM1	Si5332LDxxxxx-GM1R	Si5332LDxxxx-GM2	Si5332LDxxxxx-GM2R			
Si5332LDxxxx-GM3R						
	Si5332E-D-GM1R Si5332F-D-GM1 Si5332F-D-GM3R Si5332G-D-GM3 Si5332G-D-GM3 Si5332H-D-GM2R Si5332EDxxxx-GM2 Si5332EDxxxx-GM1 Si5332GDxxxx-GM1 Si5332GDxxxx-GM3 Si5332HDxxxx-GM3 Si5332L-D-GM1R Si5332LDxxxx-GM1	Si5332E-D-GM1R  Si5332E-D-GM2    Si5332F-D-GM1  Si5332F-D-GM1R    Si5332F-D-GM3R  Si5332F-D-GM1R    Si5332F-D-GM3R  Si5332G-D-GM1    Si5332G-D-GM3  Si5332G-D-GM3R    Si5332F-D-GM2R  Si5332F-D-GM3R    Si5332F-D-GM2R  Si5332ED-GM3R    Si5332EDx0000-GM2  Si5332EDx0000-GM2R    Si5332GDx0000-GM1R  Si5332GDx0000-GM1R    Si5332GDx0000-GM1R  Si5332GDx0000-GM1R    Si5332GDx0000-GM3R  Si5332HDx0000-GM1R    Si5332HDx0000-GM3R  Si5332HDx0000-GM3R    Si5332LDx0000-GM1R  Si5332LDx0000-GM1R    Si5332L-D-GM1R  Si5332LDx0000-GM1R    Si5332LDx0000-GM1  Si5332LDx0000-GM1R	Si5332E-D-GM1R  Si5332E-D-GM2  Si5332E-D-GM2    Si5332F-D-GM1  Si5332F-D-GM1R  Si5332F-D-GM2    Si5332F-D-GM3R  Si5332F-D-GM1R  Si5332F-D-GM2    Si5332F-D-GM3R  Si5332G-D-GM1  Si5332G-D-GM1R    Si5332F-D-GM3R  Si5332G-D-GM3R  Si5332G-D-GM1R    Si5332F-D-GM2R  Si5332H-D-GM3R  Si5332H-D-GM3R    Si5332EDx000x-GM2R  Si5332EDx000x-GM2R  Si5332EDx000x-GM3R    Si5332FDx000x-GM1R  Si5332FDx000x-GM2R  Si5332EDx000x-GM2R    Si5332GDx000x-GM1R  Si5332GDx000x-GM1R  Si5332GDx000x-GM2R    Si5332GDx000x-GM3R  Si5332HDx000x-GM1R  Si5332HDx000x-GM1R    Si5332Dx000x-GM3R  Si5332HDx000x-GM1R  Si5332HDx000x-GM1R    Si5332LDx000x-GM3R  Si5332HDx000x-GM3R  Si5332L-D-GM2R    Si5332L-D-GM1R  Si5332LDx000x-GM1R  Si5332LDx000x-GM2    Si5332LDx000x-GM1  Si5332LDx000x-GM1R  Si5332LDx000x-GM2			



#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized to key set on the advector and designed or authorized to result in significant personal injury or death. Silicon Labs products are not designed or authorized to result in significant personal injury or death. Silicon Labs products are not designed or authorized to weapons, or missiles capable of delivering such weapons.

#### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

# http://www.silabs.com